




PN 311-28, Rev B USB Peripheral Board

Programming port J40

1	RTS
2	CTS
3	CBUS1
4	CBUS0
5	CBUS2

Programming port interfaces with mating connector on select PIEP processor boards



*Remove jumper R31 to disable USB sourced power. USB sourced power can be used in lieu of other power sources for board stack.

Top / Bottom Headers

1	Vcc		2
3			4
5	SCI-RTS*	SCI-CTS*	6
7	SCI-TX	SCI-RX	8
9	GND		10

*Remove jumpers R17 & 18
To disable RTS / CTS on
Top / bottom headers
(does not impact J40 CTS / RTS)

FTDI FT230X based USB chip configured as a direct (D2XX) device for Koliada implementation (hardware also supports virtual com port; PC drivers available via FTDIchip.com). USB power regulated to 3.3V and supplies source power to other connected devices in board stack. To disable, USB sourced power remove R31 from board. J40 programming port used in conjunction with Koliada to program select processor boards (such as CC2541) via USB. CTS / RTS on stacking header may be disabled by removing R17 & 18 (does not impact CTS / RTS on J40 port).

PIEP is a copyright of E3 Embedded Systems, LLC and is protected under US Patent 9,870,337



EMBEDDED SYSTEMS